Search results
Results From The WOW.Com Content Network
Bottom right: completed solar wafers. In electronics, a wafer (also called a slice or substrate) [ 1] is a thin slice of semiconductor, such as a crystalline silicon (c-Si, silicium), used for the fabrication of integrated circuits and, in photovoltaics, to manufacture solar cells . The wafer serves as the substrate for microelectronic devices ...
FOUP. FOUP (an acronym for Front Opening Unified Pod[ 1] or Front Opening Universal Pod[ 2]) is a specialized plastic carrier designed to hold silicon wafers securely and safely in a controlled environment, and to allow the wafers to be transferred between machines for processing or measurement. [ 3]
A swing check valve (or tilting disc check valve) is a check valve in which the disc, the movable part to block the flow, swings on a hinge or trunnion, either onto the seat to block reverse flow or off the seat to allow forward flow. The seat opening cross-section may be perpendicular to the centerline between the two ports or at an angle.
Wafer testing. Wafer testing is a step performed during semiconductor device fabrication after the back end of line (BEOL) process is finished. During this step, performed before a wafer is sent to die preparation, all individual integrated circuits that are present on the wafer are tested for functional defects by applying special test ...
Wafer fabrication is a procedure composed of many repeated sequential processes to produce complete electrical or photonic circuits on semiconductor wafers in semiconductor device fabrication process. Examples include production of radio frequency ( RF) amplifiers, LEDs, optical computer components, and microprocessors for computers.
e. The Czochralski method, also Czochralski technique or Czochralski process, is a method of crystal growth used to obtain single crystals of semiconductors (e.g. silicon, germanium and gallium arsenide ), metals (e.g. palladium, platinum, silver, gold), salts and synthetic gemstones. The method is named after Polish scientist Jan Czochralski ...
A wafer-level package attached to a printed-circuit board. Wafer-level packaging ( WLP) is a process in integrated circuit manufacturing where packaging components are attached to an integrated circuit (IC) before the wafer – on which the IC is fabricated – is diced. In WLP, the top and bottom layers of the packaging and the solder bumps ...
CMOS fabrication process. Back end of the line or back end of line ( BEOL) is a process in semiconductor device fabrication that consists of depositing metal interconnect layers onto a wafer already patterned with devices. It is the second part of IC fabrication, after front end of line (FEOL). In BEOL, the individual devices (transistors ...